A. A data dependency between instructions

B. A conflict for the use of a resource {e.g.. a register or an ALU).

C. A branch instruction causing a misprediction

D. A hazard that affects instruction fetch.